- Complementary Outputs
- Direct Overriding Load (Data) Inputs
- Gated Clock Inputs
- Parallel-to-Serial Data Conversion

TYPE	TYPICAL MAXIMUM CLOCK FREQUENCY	TYPICAL POWER DISSIPATION
'165	26 MHz	210 mW
'LS165A	35 MHz	90 mW


description

The '165 and 'LS165A are 8-bit serial shift registers that shift the data in the direction of Q_A toward Q_H when clocked. Parallel-in access to each stage is made available by eight individual, direct data inputs that are enabled by a low level at the shift/load (SH/LD) input. These registers also feature gated clock (CLK) inputs and complementary outputs from the eighth bit. All inputs are diode-clamped to minimize transmission-line effects, thereby simplifying system design.

Clocking is accomplished through a two-input positive-NOR gate, permitting one input to be used as a clock-inhibit function. Holding either of the clock inputs high inhibits clocking, and holding either clock input low with SH/LD high enables the other clock input. Clock inhibit (CLK INH) should be changed to the high level only while CLK is high. Parallel loading is inhibited as long as SH/LD is high. Data at the parallel inputs are loaded directly into the register while SH/LD is low, independently of the levels of CLK, CLK INH, or serial (SER) inputs.

SN54165, SN54LS165A, SN74165, SN74LS165A PARALLEL-LOAD 8-BIT SHIFT REGISTERS

SDLS062D - OCTOBER 1976 - REVISED FEBRUARY 2002



NC - No internal connection

SER

žđ



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2002, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

SDLS062D - OCTOBER 1976 - REVISED FEBRUARY 2002

The SN54165 and SN74165 devices are obsolete and are no longer supplied.

TA	PAC	KAGE [†]	ORDERABLE PART NUMBER	TOP-SIDE MARKING						
PDIP – N		Tube	SN74LS165AN	SN74LS165AN						
0°C to 70°C	SOIC – D	Tube	SN74LS165AD	LS165A						
	3010 - 0	Tape and reel	SN74LS165ADR	L3103A						
	SOP – NS	Tape and reel	SN74LS165ANSR	74LS165A						
	CDIP – J	Tube	SN54LS165AJ	SN54LS165AJ						
55°C to 125°C	CDIP – J	Tube	SNJ54LS165AJ	SNJ54LS165AJ						
–55°C to 125°C	CFP – W	Tube	SNJ54LS165AW	SNJ54LS165AW						
	LCCC – FK	Tube	SNJ54LS165AFK	SNJ54LS165AFK						

ORDERING INFORMATION

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

			TONC						
		INPUT	6		INTERNAL OUTPUTS OUTF				
SH/LD	CLK INH	CLK	SER	PARALLEL A H	н ^Q A ^Q B		QH		
L	Х	Х	Х	ah	а	b	h		
Н	L	L	Х	Х	Q _{A0}	Q_{B0}	Q _{H0}		
Н	L	\uparrow	Н	х	н	Q _{An}	Q _{Gn}		
Н	L	\uparrow	L	Х	L	Q _{An}	Q _{Gn}		
н	Н	Х	Х	Х	QAO	QBO	Q _{H0}		


FUNCTION TABLE




SN54165, SN54LS165A, SN74165, SN74LS165A PARALLEL-LOAD 8-BIT SHIFT REGISTERS

SDLS062D - OCTOBER 1976 - REVISED FEBRUARY 2002

schematics of inputs and outputs











SDLS062D - OCTOBER 1976 - REVISED FEBRUARY 2002

logic diagram (positive logic)



Pin numbers shown are for D, J, N, NS, and W packages.







SDLS062D - OCTOBER 1976 - REVISED FEBRUARY 2002

absolute maximum ratings over operating free-air temperature (unless otherwise noted)[†]

Supply voltage, V _{CC} (see Note 1)	
	5.5 V
SN54LS165A, SN74LS165A	
Interemitter voltage (see Note 2)	5.5 V
Package thermal impedance θ_{JA} (see Note 3): D	package 73°C/W
N	package 67°C/W
	S package 64°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.

2. This is the voltage between two emitters of a multiple-emitter transistor. This rating applies for the '165 to the SH/LD input in conjunction with the CLK INH input.

3. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions

			SN54165		SN74165			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
ЮН	High-level output current			-800			-800	μA
IOL	Low-level output current			16			16	mA
fclock	Clock frequency	0		20	0		20	MHz
^t w(clock)	Width of clock input pulse	25			25			ns
^t w(load)	Width of load input pulse	15			15			ns
t _{su}	Clock-enable setup time (see Figure 1)	30			30			ns
t _{su}	Parallel input setup time (see Figure 1)	10			10			ns
t _{su}	Serial input setup time (see Figure 1)	20			20			ns
t _{su}	Shift setup time (see Figure 1)	45			45			ns
t _h	Hold time at any input	0			0			ns
Т _А	Operating free-air temperature	-55		125	0		70	°C



SDLS062D - OCTOBER 1976 - REVISED FEBRUARY 2002

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

					SN54165				SN74165	5	
	PARAMETER		TEST CONDITIONS [†]		MIN	түр‡	MAX	MIN	түр‡	MAX	UNIT
VIH	High-level input voltage				2			2			V
VIL	Low-level input voltage						0.8			0.8	V
VIK	Input clamp voltage		$V_{CC} = MIN,$	lj = -12 mA			-1.5			-1.5	V
VOH	High-level output voltage		$V_{CC} = MIN,$ $V_{IL} = 0.8 V,$	V _{IH} = 2 V, I _{OH} = -800 μA	2.4	3.4		2.4	3.4		V
VOL	Low-level output voltage		$V_{CC} = MIN,$ $V_{IL} = 0.8 V,$	V _{IH} = 2 V, I _{OL} = 16 mA		0.2	0.4		0.2	0.4	V
Ιį	Input current at maximum	n input voltage	V _{CC} = MAX,	VI = 5.5 V			1			1	mA
	Lich lovel input ourrest	SH/LD		c = MAX, VI = 2.4 V			80			80	۵
ЧН	High-level input current	Other inputs	$v_{CC} = wax,$	v] = 2.4 v			40			40	μA
L.		SH/LD		V. 0.4.V.			-3.2			-3.2	~ ^
ΊL	Low-level input current	Other inputs	V _{CC} = MAX,	vj = 0.4 v			-1.6			-1.6	mA
los	Short-circuit output curre	nt§	V _{CC} = MAX		-20		-55	-18		-55	mA
ICC	Supply current		V _{CC} = MAX,	See Note 4		42	63		42	63	mA

NOTE 4: With the outputs open, CLK INH and CLK at 4.5 V, and a clock pulse applied to SH/LD, I_{CC} is measured first with the parallel inputs at 4.5 V, then with the parallel inputs grounded.

[†] For conditions shown as MIN or MAX, use the appropriate values specified under recommended operating conditions.

[‡] All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

§ Not more than one output should be shorted at a time.

SN54165 and SN74165 switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$ (see Figure 1)

PARAMETER¶	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	ТҮР	МАХ	UNIT
fmax				20	26		MHz
^t PLH	LD	Any	$C_{1} = 15 \text{ pE } P_{1} = 400 \text{ O}$		21	31	ns
^t PHL	LD	Any	$C_L = 15 \text{ pF}, R_L = 400 \Omega$		27	40	115
^t PLH	CLK	Any	C _L = 15 pF, R _L = 400 Ω		16	24	ns
^t PHL	OLK		0L = 10 pl , NL = 400 32		21	31	115
^t PLH	н	0	C _L = 15 pF, R _L = 400 Ω		11	17	ns
^t PHL		Q _H	$C_{L} = 15 \text{pr}, \text{K}_{L} = 400 \text{s}_{2}$		24	36	115
^t PLH	н	<u>.</u>	$C_{1} = 15 \text{ pE } P_{1} = 400 \text{ O}$		18	27	
^t PHL		QH	$C_L = 15 \text{ pF}, R_L = 400 \Omega$		18	27	ns

If fmax = maximum clock frequency, tPLH = propagation delay time, low-to-high-level output, tPHL = propagation delay time, high-to-low-level output



SN54165, SN54LS165A, SN74165, SN74LS165A PARALLEL-LOAD 8-BIT SHIFT REGISTERS

SDLS062D - OCTOBER 1976 - REVISED FEBRUARY 2002

recommended operating conditions

			SN	54LS16	5A	SN	SN74LS165A		
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.7			0.8	V
ЮН	High-level output current				-0.4			-0.4	mA
I _{OL}	Low-level output current				4			8	mA
^f clock	Clock frequency		0		25	0		25	MHz
+	Width of clock input pulse (see Figure 2)	Clock high	15			15		ns	
^t w(clock)	width of clock input pulse (see Figure 2)	Clock low	25			25			115
+ a = 5	Width of load input pulse	Clock high	25			25			
^t w(load)	width of load input pulse	Clock low	17			17			ns
t _{su}	Clock-enable setup time (see Figure 2)		30			30			ns
t _{su}	Parallel input setup time (see Figure 2)		10			10			ns
t _{su}	Serial input setup time (see Figure 2)		20			20			ns
t _{su}	Shift setup time (see Figure 2)		45			45			ns
^t h	Hold time at any input		0			0			ns
TA	Operating free-air temperature		-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS [†]				SN54LS165A			SN74LS165A			
PARAMETER	TEST CONDITIONS [†]					TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIK	$V_{CC} = MIN,$	lj = -18 mA					-1.5			-1.5	V
VOH	$V_{CC} = MIN,$	V _{IH} = 2 V,	V _{IL} = MAX,	I _{OH} = -0.4 mA	2.5	3.5		2.7	3.5		V
Ve		I, V _{IH} = 2 V, V _{IL} = MAX	V – MAX	I _{OL} = 4 mA		0.25	0.4		0.25	0.4	V
VOL	VCC = 10110,		VIL = MAX	I _{OL} = 8 mA					0.35	0.5	
Ц	$V_{CC} = MAX,$	Vj = 7 V					0.1			0.1	mA
Чн	$V_{CC} = MAX,$	Vj = 2.7 V					20			20	μA
۱ _{IL}	$V_{CC} = MAX,$	VI = 0.4 V					-0.4			-0.4	mA
IOS§	$V_{CC} = MAX$				-20		-100	-20		-100	mA
ICC	$V_{CC} = MAX,$	See Note 4				18	30		18	30	mA

NOTE 4. With the outputs open, CLK INH and CLK at 4.5 V, and a clock pulse applied to SH/LD, I_{CC} is measured first with the parallel inputs at 4.5 V, then with the parallel inputs grounded.

[†] For conditions shown as MIN or MAX, use the appropriate values specified under recommended operating conditions.

[‡] All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

§ Not more than one output should be shorted at a time, and the duration of the short-circuit should not exceed one second.



The SN54165 and SN74165 devices are obsolete and are no longer supplied.

SDLS062D - OCTOBER 1976 - REVISED FEBRUARY 2002

SN54LS165A and SN74LS165A switching characteristics, V_{CC} = 5 V, T_A = 25°C (see Figure 2)


PARAMETER [†]	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	ТҮР	МАХ	UNIT
fmax				25	35		MHz
^t PLH	LD	Any	$R_L = 2 k\Omega$, $C_L = 15 pF$		21	35	ns
^t PHL	LD	Any			26	35	115
^t PLH	CLK	Any	$R_{1} = 2 k\Omega, C_{1} = 15 pF$		14	25	ns
^t PHL	OLK	Any			16	25	115
^t PLH	н	0	$P_{\rm b} = 2 k \Omega C_{\rm b} = 15 \mathrm{pE}$		13	25	ns
^t PHL	11	Q _H	$R_L = 2 k\Omega$, $C_L = 15 pF$		24	30	115
^t PLH		\overline{Q}_{H}			19	30	
^t PHL	н	VH VH	$R_L = 2 k\Omega$, $C_L = 15 pF$		17	25	ns

† fmax = maximum clock frequency, tPLH = propagation delay time, low-to-high-level output, tPHL = propagation delay time, high-to-low-level output



SN54165, SN54LS165A, SN74165, SN74LS165A PARALLEL-LOAD 8-BIT SHIFT REGISTERS

SDLS062D - OCTOBER 1976 - REVISED FEBRUARY 2002




- B. All diodes are 1N3064 or equivalent.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. S1 and S2 are closed for tPLH, tPHL, tPHZ, and tPLZ; S1 is open and S2 is closed for tPZH; S1 is closed and S2 is open for tPZL.
- E. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O \approx 50 Ω ; t_r and t_f \leq 7 ns for Series 54/74 devices and t_r and t_f \leq 2.5 ns for Series 54S/74S devices.
- F. The outputs are measured one at a time with one input transition per measurement.


Figure 1. Load Circuits and Voltage Waveforms



The SN54165 and SN74165 devices are obsolete and are no longer supplied.

SDLS062D - OCTOBER 1976 - REVISED FEBRUARY 2002





- B. All diodes are 1N3064 or equivalent.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. S1 and S2 are closed for tpLH, tpHL, tpHZ, and tpLZ; S1 is open and S2 is closed for tpZH; S1 is closed and S2 is open for tpZL. E. Phase relationships between inputs and outputs have been chosen arbitrarily for these examples.
- F. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O \approx 50 Ω , t_r \leq 1.5 ns, t_f \leq 2.6 ns.
- The outputs are measured one at a time with one input transition per measurement. G.

Figure 2. Load Circuits and Voltage Waveforms

